{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T05:48:14Z","timestamp":1774158494674,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1109\/mdt.2002.1047744","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"52-63","source":"Crossref","is-referenced-by-count":102,"title":["Multiprocessor SoC platforms: a component-based design approach"],"prefix":"10.1109","volume":"19","author":[{"given":"W.O.","family":"Cesario","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Lyonnard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Nicolescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Paviot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sungjoo Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.A.","family":"Jerraya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Gauthier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Diaz-Nava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.959858"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337515"},{"key":"ref6","article-title":"Virtual Component Co-design (VCC)","volume-title":"Cadence Design Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.953268"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.2001.924675"},{"issue":"1","key":"ref12","first-page":"1\/3","article-title":"The Zipper Prototype: A Complete and Flexible VDSL Multi-carrier Solution","volume":"2","author":"Diaz-Nava","year":"2001","journal-title":"ST J. System Research"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/22460\/01047744.pdf?arnumber=1047744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:35:07Z","timestamp":1742016907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1047744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1047744","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2002,11]]}}}