{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T06:10:19Z","timestamp":1742019019440,"version":"3.38.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1109\/mdt.2002.1047748","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"90-100","source":"Crossref","is-referenced-by-count":5,"title":["A methodology for synthesis of data path circuits"],"prefix":"10.1109","volume":"19","author":[{"given":"A.","family":"Chowdhary","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.K.","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"De Micheli","key":"refs1"},{"key":"refs2","first-page":"116","article-title":"Technology Mapping in MIS","volume-title":"Proc. Int\u2019l Conf. Computer-Aided Design (ICCAD 87)","author":"Detjens","year":"1987"},{"volume-title":"Module Compiler Datasheet","key":"refs3"},{"article-title":"Behavioral Synthesis: Digital System Design Using the Synopsys Behavioral Compiler","year":"1996","author":"Knapp","key":"refs4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634842"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.784120"},{"volume-title":"Introduction to Algorithms","year":"1994","author":"Cormen","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569410"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/22460\/01047748.pdf?arnumber=1047748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:31:48Z","timestamp":1742016708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1047748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":8,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,11]]}},"URL":"https:\/\/doi.org\/10.1109\/mdt.2002.1047748","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2002,11]]}}}