{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T05:26:09Z","timestamp":1744435569901,"version":"3.38.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1109\/mdt.2003.1173050","type":"journal-article","created":{"date-parts":[[2003,3,7]],"date-time":"2003-03-07T18:58:16Z","timestamp":1047063496000},"page":"26-33","source":"Crossref","is-referenced-by-count":59,"title":["Compilation approach for coarse-grained reconfigurable architectures"],"prefix":"10.1109","volume":"20","author":[{"family":"Jong-eun Lee","sequence":"first","affiliation":[]},{"family":"Kiyoung Choi","sequence":"additional","affiliation":[]},{"given":"N.D.","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378404"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378483"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012646"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761170"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852638"},{"key":"ref11","article-title":"Mapping Loops on Coarse-Grain Reconfigurable Architectures Using Memory Operation Sharing","volume-title":"tech. report 02\u201334","author":"Lee","year":"2002"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26361\/01173050.pdf?arnumber=1173050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:09:12Z","timestamp":1742098152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1173050","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,1]]}}}