{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:04:48Z","timestamp":1742184288977,"version":"3.38.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1109\/mdt.2003.1173051","type":"journal-article","created":{"date-parts":[[2003,3,7]],"date-time":"2003-03-07T18:58:16Z","timestamp":1047063496000},"page":"34-41","source":"Crossref","is-referenced-by-count":13,"title":["Instruction scheduler generation for retargetable compilation"],"prefix":"10.1109","volume":"20","author":[{"given":"O.","family":"Wahlen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Hohenauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Leupers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Meyr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018133"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018134"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1999.814259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878319"},{"issue":"1","key":"ref5","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1023\/A:1008807631619","article-title":"Retargetable Code Compilation Based on Structural Processor Descriptions","volume":"3","author":"Leupers","year":"1998","journal-title":"Design Automation for Embedded Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2323-9_5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854391"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.959863"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513861"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476812"},{"key":"ref11","article-title":"Flexible Issue Slot Assignment for VLIW Architectures","volume-title":"Proc. 4th Int\u2019I Workshop Software and Compilers for Embedded Systems (SCOPES 99)","author":"Eisenbeis","year":"1999"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26361\/01173051.pdf?arnumber=1173051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:09:20Z","timestamp":1742098160000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1173051","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,1]]}}}