{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:06:11Z","timestamp":1742184371958,"version":"3.38.0"},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1109\/mdt.2003.1188258","type":"journal-article","created":{"date-parts":[[2003,3,26]],"date-time":"2003-03-26T21:30:05Z","timestamp":1048714205000},"page":"20-25","source":"Crossref","is-referenced-by-count":8,"title":["Embedded boundary scan"],"prefix":"10.1109","volume":"20","author":[{"given":"B.G.","family":"Van Treuren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Miranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"IEEE Std 1149.1 (JTAG) Testability: Primer, document SSYA002C, Texas Instruments Semiconductor Group","year":"1997","key":"ref1"},{"volume-title":"SN54LVT8996, SN74LVT8996 3.3-V 10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1(JTAG) TAP Transceivers, data sheet SCBS686A, Texas Instruments","year":"1999","key":"ref2"},{"volume-title":"Serial Vector Format Specification, ASSET-SVF-DOC, revision E, ASSET InterTech","year":"1999","key":"ref3"},{"volume-title":"JEDEC Std. 71, Standard Test and Programming Language (STAPL), Electronic Industries Alliance and JEDEC Solid State Technology Assoc.","year":"1999","key":"ref4"},{"volume-title":"Using Jam STAPL for ISP & ICR via an Embedded Processor, Application Note 122, Mar. 2000, ver. 1.0, Altera Corp","key":"ref5"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26637\/01188258.pdf?arnumber=1188258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:40:47Z","timestamp":1742100047000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":5,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1188258","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}