{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:04:51Z","timestamp":1742184291655,"version":"3.38.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1109\/mdt.2003.1188260","type":"journal-article","created":{"date-parts":[[2003,3,26]],"date-time":"2003-03-26T21:30:05Z","timestamp":1048714205000},"page":"32-39","source":"Crossref","is-referenced-by-count":15,"title":["Extending IEEE Std. 1149.4 analog boundary modules to enhance mixed-signal test"],"prefix":"10.1109","volume":"20","author":[{"given":"U.","family":"Kac","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Novak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Azais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Nouet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"IEEE 1149.1 Test Access Port and Boundary-Scan Std., DFT Technology Backgrounders","year":"2001","author":"Bennetts","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2013.6515989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470682"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2011.5738198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/test.1997.639611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2142-3"},{"article-title":"JTAG Analog Extension Test Chip: Target Specification for the IEEE P1149.4 Working Group","volume-title":"Preliminary Review 012, Keith Lofstrom Integrated Circuits, Beaverton, Ore.","year":"1998","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639655"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966616"},{"volume-title":"National Semiconductor","key":"ref10","article-title":"Mixed-Signal Test, and the IEEE 1149.4 Standard"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041794"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840312"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26637\/01188260.pdf?arnumber=1188260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:14:03Z","timestamp":1742098443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1188260","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}