{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:04:44Z","timestamp":1742184284254,"version":"3.38.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1109\/mdt.2003.1188262","type":"journal-article","created":{"date-parts":[[2003,3,26]],"date-time":"2003-03-26T21:30:05Z","timestamp":1048714205000},"page":"48-55","source":"Crossref","is-referenced-by-count":2,"title":["A design-for-verification technique for functional pattern reduction"],"prefix":"10.1109","volume":"20","author":[{"family":"Chien-Nan Jimmy Liu","sequence":"first","affiliation":[]},{"family":"I-Ling Chen","sequence":"additional","affiliation":[]},{"family":"Jing-Yang Jou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597243"},{"key":"ref2","article-title":"HDL Verification Coverage","volume-title":"Integrated System Design","author":"Drako","year":"1998"},{"key":"ref3","first-page":"3","article-title":"Coverage Analysis Techniques for HDL Design Validation","volume-title":"Proc. 6th Asia Pacific Conf. Chip Design Languages (APCHDL 99)","author":"Jou","year":"1999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1993.203924"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277187"},{"volume-title":"Digital Systems Testing and Testable Design","year":"1990","author":"Abramovici","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629889"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569720"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669447"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.54847"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.833199"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26637\/01188262.pdf?arnumber=1188262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:14:12Z","timestamp":1742098452000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1188262","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}