{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:07:23Z","timestamp":1742184443097,"version":"3.38.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1109\/mdt.2003.1198689","type":"journal-article","created":{"date-parts":[[2003,5,14]],"date-time":"2003-05-14T18:46:26Z","timestamp":1052937986000},"page":"78-87","source":"Crossref","is-referenced-by-count":11,"title":["Infrastructure IP for configuration and test of boards and systems"],"prefix":"10.1109","volume":"20","author":[{"given":"C.","family":"Clark","sequence":"first","affiliation":[]},{"given":"M.","family":"Ricchetti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003776"},{"key":"ref2","article-title":"Can System Test and IC Test Learn from Each Other?"},{"key":"ref3","article-title":"What\u2019s Wrong with My Current Configuration and Test Approach?","volume-title":"Intellitech application note","author":"Clark","year":"2003"},{"article-title":"SN54ACT8997, SN74ACT8997: Scan Path Linkers with 4-Bit Identification Buses Scan-Controlled IEEE Std. 1149.1 (JTAG) TAP Concatenators","volume-title":"Texas Instruments","year":"1996","key":"ref4"},{"year":"1999","key":"ref5","article-title":"SCANPSC110F: Scan Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 Test Support)"},{"key":"ref6","article-title":"Boundary Scan Signals Future Age of Test","volume-title":"EP&P","author":"Parker","year":"2002"},{"article-title":"Method and Apparatus for Providing Optimized Access to Circuits for Debug, Programming, and Test","year":"2000","author":"Ricchetti","key":"ref7"},{"key":"ref8","article-title":"Test-Bus Controller SN74ACT8990","volume-title":"application report","author":"Forstner","year":"2000"},{"article-title":"Method and Apparatus for Embedded Built-In Self-Test (BIST) of Electronic Circuits and Systems","year":"2001","author":"Ricchetti","key":"ref9"},{"article-title":"SN54ABT8996, SN74ABT8996: 10-Bit Addressable Scan Ports Multidrop-Addressable IEEE Std 1149.1 (JTAG) TAP Transceiver","volume-title":"data sheet, Texas Instruments","year":"1999","key":"ref10"},{"article-title":"Method and Apparatus for Optimized Parallel Testing and Access of Electronic Circuits","year":"2001","author":"Clark","key":"ref11"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26982\/01198689.pdf?arnumber=1198689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:05:37Z","timestamp":1742101537000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1198689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":11,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1198689","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}