{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:15:16Z","timestamp":1773656116132,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1109\/mdt.2003.1214350","type":"journal-article","created":{"date-parts":[[2003,7,23]],"date-time":"2003-07-23T15:30:38Z","timestamp":1058974238000},"page":"32-39","source":"Crossref","is-referenced-by-count":7,"title":["A hierarchical infrastructure for SoC test management"],"prefix":"10.1109","volume":"20","author":[{"given":"A.","family":"Benso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"S1ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"S1ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639593"},{"key":"S1ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114058"},{"key":"S1ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"S1ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.632881"},{"key":"S1ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639596"},{"key":"S1ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670842"},{"key":"S1ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"S1ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.53044"},{"key":"S1ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"S1ref11","first-page":"893","article-title":"HD2BIST: A Hierarchical Framework for BIST Scheduling, Data Patterns Delivering and Diagnosis in SoCs","volume-title":"Proc. Int\u2019l Test Conf. (ITC 00)","author":"Benso","year":"2000"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27302\/01214350.pdf?arnumber=1214350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:23:13Z","timestamp":1742098993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":11,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1214350","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}