{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:32:05Z","timestamp":1742394725602,"version":"3.38.0"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1109\/mdt.2003.1214351","type":"journal-article","created":{"date-parts":[[2003,7,23]],"date-time":"2003-07-23T15:30:38Z","timestamp":1058974238000},"page":"40-47","source":"Crossref","is-referenced-by-count":23,"title":["Fault models and test generation for hardware-software covalidation"],"prefix":"10.1109","volume":"20","author":[{"given":"I.G.","family":"Harris","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.350695"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1201\/9781439834367.axg"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380210704"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557150"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889572"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.386221"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889553"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1976.233837"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1983.236871"},{"key":"ref12","first-page":"369","article-title":"A Data Flow Fault Coverage Metric for Validation of Behavioral HDL Descriptions","volume-title":"Proc. Int\u2019l Conf. Computer-Aided Design (ICCAD 00)","author":"Zhang","year":"2000"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.234486"},{"key":"ref14","first-page":"302","article-title":"A Domain Coverage Metric for the Validation of Behavioral VHDL Descriptions","volume-title":"Proc. Int\u2019l Test Conf. (ITC 00)","author":"Zhang","year":"2000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724457"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766663"},{"key":"ref17","first-page":"404","article-title":"Architecture Validation for Processors","volume-title":"Proc. 22nd Ann. Int\u2019l Symp. Computer Architecture (ISCA 95)","author":"Ho","year":"1995"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0031805"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.533956"},{"key":"ref20","first-page":"1","article-title":"Automatic Functional Test Bench Generation Using the Extended Finite State Machine Model","volume-title":"Proc. Design Automation Conf. (DAC 93)","author":"Cheng","year":"1993"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.656068"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810714"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/b117406"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894305"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.2001.924644"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337527"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743296"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676471"},{"key":"ref29","first-page":"684","article-title":"Functional Testing of Current Microprocessors","volume-title":"Proc. Int\u2019l Test Conf. (ITC 92)","author":"van de Goor","year":"1992"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972800"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972799"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724458"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597140"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889559"},{"key":"ref35","first-page":"813","article-title":"A Validation Fault Model for Timing-Induced Functional Errors","volume-title":"Proc. Int\u2019l Test Conf. (ITC 01)","author":"Zhang","year":"2001"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277187"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782026"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915055"},{"volume-title":"Constraint Satisfaction in Logic Programming","year":"1989","author":"Van Hentenryck","key":"ref40"},{"key":"ref41","first-page":"375","article-title":"Functional Test Generation Using Constraint Logic Programming","volume-title":"Proc. 11th IFIP VLSI-SOC Conf., Int\u2019l Federation for Information Processing","author":"Zeng","year":"2001"},{"key":"ref42","article-title":"GNU Prolog: A Native Prolog Compiler with Constraint Solving over Finite Domains","volume-title":"1.7 for GNU Prolog version 1.2.16","author":"Diaz","year":"2002"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224449"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915056"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3190-6_3"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129860"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253708"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889554"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27302\/01214351.pdf?arnumber=1214351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:49:59Z","timestamp":1742100599000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":50,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1214351","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}