{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:08:11Z","timestamp":1742184491200,"version":"3.38.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1109\/mdt.2003.1214353","type":"journal-article","created":{"date-parts":[[2003,7,23]],"date-time":"2003-07-23T15:30:38Z","timestamp":1058974238000},"page":"56-64","source":"Crossref","is-referenced-by-count":3,"title":["An efficient, low-cost I\/O subsystem for network processors"],"prefix":"10.1109","volume":"20","author":[{"given":"D.N.","family":"Pnevinatikatos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Sourdis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Vlachos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"108","article-title":"Network Processors: The Sky\u2019s the Limit","author":"Cravotta","year":"1999","journal-title":"EDN"},{"issue":"93","key":"ref2","article-title":"Network Processors Mature in2001","author":"Glaskowsky","year":"2002","journal-title":"Microprocessor Watch"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECUMN.2000.880794"},{"key":"ref4","article-title":"A Protocol Processing Architecture Backing TCP\/IP-Based Security Applications in High-Speed Networks","volume-title":"Proc. 5th IFIP TC6 Int\u2019l Symp. (Interworking 00)","volume":"1938","author":"Georgopoulos","year":"2000"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECUMN.2002.1002121"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.67195"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325116"},{"key":"ref8","first-page":"392","article-title":"Simultaneous Multithreading: Maximizing On-Chip Parallelism","volume-title":"Proc. 22nd Ann. Int\u2019l Symp. Computer Architecture (ISCA 95)","author":"Tullsen","year":"1995"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27302\/01214353.pdf?arnumber=1214353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:13:39Z","timestamp":1742102019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1214353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":8,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1214353","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}