{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:05:33Z","timestamp":1742184333024,"version":"3.38.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1109\/mdt.2003.1232256","type":"journal-article","created":{"date-parts":[[2003,9,30]],"date-time":"2003-09-30T14:33:34Z","timestamp":1064932414000},"page":"46-53","source":"Crossref","is-referenced-by-count":33,"title":["Obtaining high defect coverage for frequency-dependent defects in complex ASICs"],"prefix":"10.1109","volume":"20","author":[{"given":"R.","family":"Madge","sequence":"first","affiliation":[]},{"given":"B.R.","family":"Benware","sequence":"additional","affiliation":[]},{"given":"W.R.","family":"Daasch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556983"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref4","first-page":"112","article-title":"Current Signatures","volume-title":"Proc. 14th IEEE VLSI Test Symp. (VTS 96)","author":"Gattiker","year":"1996"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894206"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843876"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894196"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041869"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref10","first-page":"69","article-title":"Statistical Post-Processing at Wafersort: An Alternative to Burn-in and a Manufacturable Solution to Test Limit Setting for Submicron Technologies","volume-title":"Proc. 20th IEEE VLSI Test Symp. (VTS 02)","author":"Rehani","year":"2002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966622"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27604\/01232256.pdf?arnumber=1232256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:27:17Z","timestamp":1742099237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":12,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1232256","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}