{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:59:24Z","timestamp":1742392764728,"version":"3.38.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1109\/mdt.2003.1232258","type":"journal-article","created":{"date-parts":[[2003,9,30]],"date-time":"2003-09-30T14:33:34Z","timestamp":1064932414000},"page":"67-75","source":"Crossref","is-referenced-by-count":18,"title":["An on-chip self-repair calculation and fusing methodology"],"prefix":"10.1109","volume":"20","author":[{"given":"D.","family":"Anand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Cowan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Farnsworth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Jakobsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Oakland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.R.","family":"Ouellette","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.L.","family":"Wheater","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"s1ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.799868"},{"key":"s2ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929753"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929753"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912686"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041759"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2000.A-4-1"},{"key":"ref6","first-page":"407","article-title":"A 0.13 \u03bc m logic-Based Embedded DRAM Technology with Electrical Fuses, Cu Interconnect in SiLK, Sub-7ns Random Access Time and Its Extension to the 0.10 \u03bc m Generation","volume-title":"Proc. Int\u2019l Electron Device Meeting","author":"Klee","year":"2001"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27604\/01232258.pdf?arnumber=1232258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:27:03Z","timestamp":1742099223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":8,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1232258","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}