{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:05:23Z","timestamp":1742184323157,"version":"3.38.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1109\/mdt.2003.1232260","type":"journal-article","created":{"date-parts":[[2003,9,30]],"date-time":"2003-09-30T14:33:34Z","timestamp":1064932414000},"page":"84-89","source":"Crossref","is-referenced-by-count":13,"title":["Wafer-package test mix for optimal defect detection and test time savings"],"prefix":"10.1109","volume":"20","author":[{"given":"P.C.","family":"Maxwell","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843843"},{"key":"ref4","first-page":"1119","article-title":"DFT-Focused Chip Testers: What Can They Really Do?","volume-title":"Proc. Int\u2019l Test Conf. (ITC 00)","author":"Robinson","year":"2000"},{"key":"ref5","first-page":"1152","article-title":"Searching for Common Ground between Low-Cost and High-Performance ATE Systems","volume-title":"Proc. Int\u2019l Test Conf. (ITC 01)","author":"Kinra","year":"2001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805803"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27604\/01232260.pdf?arnumber=1232260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:27:27Z","timestamp":1742099247000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":8,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1232260","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}