{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:30Z","timestamp":1759147110481,"version":"3.38.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/mdt.2003.1246161","type":"journal-article","created":{"date-parts":[[2003,11,20]],"date-time":"2003-11-20T23:29:22Z","timestamp":1069370962000},"page":"26-36","source":"Crossref","is-referenced-by-count":21,"title":["Design and characterization of null convention self-timed multipliers"],"prefix":"10.1109","volume":"20","author":[{"given":"S.K.","family":"Bandapati","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.C.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Measuring an Asynchronous Processor\u2019s Power and Noise","volume-title":"Proc. Synopsys User Group Conf.","author":"McCardle","year":"2001"},{"key":"ref2","first-page":"178","article-title":"Design and Characterization of NULL Convention Arithmetic Logic Units","volume-title":"Proc. 2003 Int\u2019l Conf. VLSI (VLSI 03)","author":"Bandapati","year":"2003"},{"key":"ref3","first-page":"218","article-title":"System Timing","volume-title":"Introduction to VLSI Systems","author":"Seitz","year":"1980"},{"key":"ref4","first-page":"1","article-title":"Programming in VLSI","volume-title":"Developments in Concurrency and Communication","author":"Martin","year":"1991"},{"key":"ref5","first-page":"289","article-title":"Asynchronous Logics and Application to Information Processing","volume-title":"Switching Theory in Space Technology","author":"Muller","year":"1963"},{"key":"ref6","first-page":"143","article-title":"Completion-Completeness for NULL Convention Digital Circuits Utilizing the Bit-Wise Completion Strategy","volume-title":"Proc. 2003 Int\u2019l Conf. VLSI (VLSI 03)","author":"Smith","year":"2003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1993.270630"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19982125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010524"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2002.1106755"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/s0167-9260(01)00013-x"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27925\/01246161.pdf?arnumber=1246161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:31:17Z","timestamp":1742099477000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1246161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1246161","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}