{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:05:43Z","timestamp":1742184343737,"version":"3.38.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/mdt.2003.1246163","type":"journal-article","created":{"date-parts":[[2003,11,20]],"date-time":"2003-11-20T23:29:22Z","timestamp":1069370962000},"page":"44-50","source":"Crossref","is-referenced-by-count":10,"title":["Implementation of a self-timed segmented bus"],"prefix":"10.1109","volume":"20","author":[{"given":"J.","family":"Plosila","sequence":"first","affiliation":[]},{"given":"T.","family":"Seceleanu","sequence":"additional","affiliation":[]},{"given":"P.","family":"Liljeberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital Systems Eng.","author":"Dally","year":"1998"},{"volume-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"Chapiro","key":"ref2"},{"key":"ref3","article-title":"A Segmented-Shared-Bus Multicomputer Architecture","volume-title":"Proc. Int\u2019l Conf. Parallel and Distributed Computing and Systems (PDCS 97)","author":"Katsinis","year":"1997"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/12.214665"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/92.748197"},{"key":"ref6","first-page":"144","article-title":"Partitioned-Bus Architecture Synthesis Based on Data Transfer Model","volume-title":"Proc. Asia Pacific Conf. Chip Design Language (APCHDL 99)","author":"Lee","year":"1999"},{"volume-title":"ARM Ltd AMBA Specification (Rev. 2.0)","year":"1999","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ASYNC.1998.666499"},{"issue":"11","key":"ref9","first-page":"1","article-title":"Interconnection Topologies for Parallel Processing Systems","author":"Kotsis","year":"1993","journal-title":"PARS Mitteilungen"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/S0377-2217(98)00015-0"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/5.362752"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/27925\/01246163.pdf?arnumber=1246163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:31:18Z","timestamp":1742099478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1246163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":11,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1246163","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}