{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:54Z","timestamp":1759147314554},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2012,4,1]],"date-time":"2012-04-01T00:00:00Z","timestamp":1333238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/mdt.2012.2183574","type":"journal-article","created":{"date-parts":[[2012,1,10]],"date-time":"2012-01-10T21:37:17Z","timestamp":1326231437000},"page":"62-70","source":"Crossref","is-referenced-by-count":8,"title":["Low-Power Design Using the Si2 Common Power Format"],"prefix":"10.1109","volume":"29","author":[{"given":"Susan","family":"Carver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anmol","family":"Mathur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lalit","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prasad","family":"Subbarao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Urish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","year":"2009","journal-title":"IEEE Standard for Design and Verification of Low Power Integrated Circuits"},{"key":"ref3","year":"2007","journal-title":"United Power Format (UPF) Standard V1 0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351280"},{"key":"ref6","year":"2011","journal-title":"Si2 CPF 1 0 Tutorial"},{"key":"ref5","year":"2010","journal-title":"Si2 Interoperability Guide for Power Format Standards"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5941711"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.102"},{"key":"ref2","year":"2007","journal-title":"Si2 CPF 1 0 Tutorial"},{"key":"ref9","article-title":"Energy-effective design and implementation of an embedded VLIW DSP","author":"hsied","year":"2008","journal-title":"Proc Int SoC Design Conf"},{"key":"ref1","year":"0","journal-title":"Si2 Common Power Format Specification V1 0 V1 1 V2 0"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/6239665\/06127905.pdf?arnumber=6127905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:23Z","timestamp":1633909943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6127905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2012.2183574","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2012,4]]}}}