{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:39:22Z","timestamp":1761647962375},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/mdt.2012.2205997","type":"journal-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T05:34:57Z","timestamp":1340775297000},"page":"70-79","source":"Crossref","is-referenced-by-count":23,"title":["Hardware IP Protection During Evaluation Using Embedded Sequential Trojan"],"prefix":"10.1109","volume":"29","author":[{"given":"Seetharam","family":"Narasimhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajat Subhra","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","author":"batra","year":"0","journal-title":"Methodology for Protection and Licensing of HDL IP"},{"key":"ref3","author":"goering","year":"0","journal-title":"Synplicity Initiative Eases IP Evaluation for FPGAs"},{"key":"ref10","year":"0"},{"key":"ref6","year":"0","journal-title":"ThicketTM Family of Source Code Obfuscators"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref5","year":"0","journal-title":"Recommended Practice for Encryption and Use Rights Management of Electronic Design Intellectual Property (IP)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1996.555128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref2","year":"0","journal-title":"Intellectual Poperty Protection Schemes Alternatives and Discussion VSI AllianceTM White Paper"},{"key":"ref9","article-title":"Method and Apparatus for Controlling Evaluation of Protected Intellectual Property in Hardware","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/6327704\/06225464.pdf?arnumber=6225464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:08:10Z","timestamp":1490108890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6225464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2012.2205997","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}