{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T16:30:36Z","timestamp":1764001836169},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/mdt.2012.2205998","type":"journal-article","created":{"date-parts":[[2012,6,27]],"date-time":"2012-06-27T01:34:57Z","timestamp":1340760897000},"page":"80-88","source":"Crossref","is-referenced-by-count":39,"title":["xMAS: Quick Formal Modeling of Communication Fabrics to Enable Verification"],"prefix":"10.1109","volume":"29","author":[{"given":"Satrajit","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref3","first-page":"321","article-title":"Automatic generation of inductive invariants from high-level microarchitectural models of communication fabrics","volume":"6174","author":"chatterjee","year":"2010","journal-title":"Proc LNCS"},{"key":"ref10","author":"de micheli","year":"2006","journal-title":"NetWorks On Chips"},{"key":"ref6","first-page":"214","article-title":"Verifying deadlock-freedom of communication fabrics","author":"gotmanov","year":"0","journal-title":"Proc VMCAI 2011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496662"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896524"},{"key":"ref2","author":"chandy","year":"1988","journal-title":"Parallel Program Design A Foundation"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371235"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805826"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/6327704\/06225465.pdf?arnumber=6225465","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:26:41Z","timestamp":1490095601000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6225465\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2012.2205998","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}