{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T20:51:42Z","timestamp":1673297502674},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/mdt.2012.2208353","type":"journal-article","created":{"date-parts":[[2012,8,16]],"date-time":"2012-08-16T21:15:54Z","timestamp":1345151754000},"page":"92-99","source":"Crossref","is-referenced-by-count":7,"title":["Scan-Based Speed-Path Debug for a Microprocessor"],"prefix":"10.1109","volume":"29","author":[{"given":"Jing","family":"Zeng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruifeng","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael A.","family":"Mateja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355620"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2009.21"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699203"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283720"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030834"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512756"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.12"},{"key":"ref8","article-title":"Using transition test to understand timing behavior of logic circuits on UntraSPARC T2 family","author":"chen","year":"0","journal-title":"Proc ITC 2009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700551"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.913761"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952739"},{"key":"ref9","article-title":"Lessons from at-speed deployment on an intel itanium microprocessor","author":"pant","year":"2010","journal-title":"Proc ITC"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/6327706\/06238460.pdf?arnumber=6238460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:05Z","timestamp":1633909865000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6238460\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2012.2208353","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}