{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T13:12:53Z","timestamp":1648818773031},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/mdt.2012.2211561","type":"journal-article","created":{"date-parts":[[2012,8,13]],"date-time":"2012-08-13T18:04:49Z","timestamp":1344881089000},"page":"8-17","source":"Crossref","is-referenced-by-count":1,"title":["Process and Reliability Sensors for Nanoscale CMOS"],"prefix":"10.1109","volume":"29","author":[{"given":"John P.","family":"Keane","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qunzeng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-76472-6","author":"wang","year":"2008","journal-title":"Adaptive Techniques for Dynamic Processor Optimization - Theory and Practice"},{"key":"ref11","first-page":"497","article-title":"Confidence scalable post-silicon statistical delay prediction under process variations","author":"liu","year":"0","journal-title":"Proc ACM\/IEEE Des Automat Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105312"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514973"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917502"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703293"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.04.024"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040125"},{"key":"ref8","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"0","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558941"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160813"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref9","first-page":"621","article-title":"Statistical timing analysis considering spatial correlations using a single PERT-like traversal","author":"chang","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/6416044\/06266774.pdf?arnumber=6266774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:00Z","timestamp":1642005960000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6266774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2012.2211561","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}