{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T13:14:51Z","timestamp":1720098891578},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/mdt.2012.2217471","type":"journal-article","created":{"date-parts":[[2012,9,6]],"date-time":"2012-09-06T18:12:52Z","timestamp":1346955172000},"page":"49-59","source":"Crossref","is-referenced-by-count":8,"title":["A New Approach for Automatic Test Pattern Generation in Register Transfer Level Circuits"],"prefix":"10.1109","volume":"30","author":[{"given":"Mohammad","family":"Mirzaei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmoud","family":"Tabandeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1993.410610"},{"key":"ref12","first-page":"298","article-title":"A hybrid approach for equivalence checking between system level and RTL descriptions","author":"alizadeh","year":"2007","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref13","author":"davidson","year":"1999","journal-title":"?ITC99 benchmarks ?"},{"key":"ref14","author":"henning","year":"2006","journal-title":"?Standard performance evaluation corporation (SPEC) ?"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781346"},{"key":"ref6","article-title":"High quality test pattern generation for RT-level VHDL descriptions","author":"corno","year":"1999","journal-title":"Proc 2nd Int Workshop Microprocessor Test Verif Common Challenges Solutions"},{"key":"ref5","author":"cumani","year":"2003","journal-title":"High-level test of electronic systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419843"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392794"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781224"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585232"},{"key":"ref9","first-page":"15","article-title":"HED: A canonical and compact hybrid word-Boolean representation as a formal model for hardware\/software co-designs","author":"alizadeh","year":"2007","journal-title":"Proc 4th Int Workshop Constraints Formal Verif"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6221038\/6658894\/06296780.pdf?arnumber=6296780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:01Z","timestamp":1642005961000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6296780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2012.2217471","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}