{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:49:22Z","timestamp":1784918962254,"version":"3.55.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test"],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/mdt.2013.2247460","type":"journal-article","created":{"date-parts":[[2013,2,14]],"date-time":"2013-02-14T19:04:59Z","timestamp":1360868699000},"page":"45-54","source":"Crossref","is-referenced-by-count":146,"title":["Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream"],"prefix":"10.1109","volume":"30","author":[{"given":"R. S.","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"I.","family":"Saha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Palchaudhuri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G. K.","family":"Naik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.27"},{"key":"ref3","year":"0","journal-title":"Trust-HUB Trojan Taxonomy"},{"key":"ref10","author":"morford","year":"2005","journal-title":"BitMaTBitstream Manipulation Tool for Xilinx FPGAs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559052"},{"key":"ref12","author":"chen","year":"0","journal-title":"Hardware Trojan Designs on BASYS FPGA Board"},{"key":"ref8","year":"0","journal-title":"Virtex-II Platform FPGA User Guide (v 2 2)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref9","author":"koren","year":"2007","journal-title":"Fault-Tolerant Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"}],"container-title":["IEEE Design & Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6221038\/6523949\/06461919.pdf?arnumber=6461919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:06Z","timestamp":1642005966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6461919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2013.2247460","relation":{},"ISSN":["2168-2356","2168-2364"],"issn-type":[{"value":"2168-2356","type":"print"},{"value":"2168-2364","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]}}}