{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:36:37Z","timestamp":1729636597403,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/meco.2013.6601362","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T22:05:33Z","timestamp":1380146733000},"page":"219-222","source":"Crossref","is-referenced-by-count":2,"title":["Partitioning optimization by iterative reassignment of the hierarchically built clusters with border elements"],"prefix":"10.1109","author":[{"given":"Roman","family":"Bazylevych","sequence":"first","affiliation":[]},{"given":"Marek","family":"Palasinski","sequence":"additional","affiliation":[]},{"given":"Lubov","family":"Bazylevych","sequence":"additional","affiliation":[]},{"given":"Dmytro","family":"Yanush","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597203"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"key":"11","first-page":"194","article-title":"VLSI circuit partitioning by clusterremoval using iterative improvement techniques","author":"dutt","year":"1996","journal-title":"IEEE Intern Conf on CAD ACMlIEEE"},{"key":"12","first-page":"671","article-title":"An efficient clustering technique for circuit partitioning","author":"areibi","year":"1996","journal-title":"IEEE Intern Symp on Circuits and Systems"},{"volume":"2","journal-title":"Special Issue Circuit Partitioning","year":"2000","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/53913"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295288"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545551"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1287\/opre.37.6.865"},{"journal-title":"Algorithms for VLSI Physical Design Automation","year":"1999","author":"sherwani","key":"5"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-322-92106-2","author":"lengauer","year":"1990","journal-title":"Combinatorial Algorithms for Integrated Circuit Layout"},{"key":"9","article-title":"The optimal circuit reduction method as an effective tool to solve large and very large size intractable combinatorial VLSI physical design problems","author":"bazylevych","year":"2002","journal-title":"11th NASA VLSI Design Symp"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/58485"}],"event":{"name":"2013 2nd Mediterranean Conference on Embedded Computing (MECO 2013)","start":{"date-parts":[[2013,6,15]]},"location":"Budva","end":{"date-parts":[[2013,6,20]]}},"container-title":["2013 2nd Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6590065\/6601312\/06601362.pdf?arnumber=6601362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,4]],"date-time":"2020-08-04T21:30:30Z","timestamp":1596576630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6601362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/meco.2013.6601362","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}