{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:51:39Z","timestamp":1729662699258,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/meco.2015.7181876","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T12:26:30Z","timestamp":1439468790000},"page":"96-99","source":"Crossref","is-referenced-by-count":1,"title":["Configurable hardware components generator in Python"],"prefix":"10.1109","author":[{"given":"Andrej","family":"Trost","sequence":"first","affiliation":[]},{"given":"Andrej","family":"Zemva","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118439"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1142\/S0218126608004484","article-title":"A methodology for supporting system-level design space exploration at higher levels of abstraction","volume":"17","author":"dedi?","year":"2008","journal-title":"J Circ Syst Comput"},{"key":"ref10","article-title":"PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Computing","author":"yamazaki","year":"2013","journal-title":"The Third Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL 2013)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"journal-title":"OpenCores WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores 2002","year":"2015","key":"ref11"},{"key":"ref5","first-page":"28","author":"murray","year":"2015","journal-title":"Solving Next Generation IP Configurability White paper"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2011.5782635"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.32"},{"key":"ref2","article-title":"The Zynq Book: Embedded Processing with the Arm Cortex- A9 on the Xilinx Zynq-7000 All Programmable Soc","author":"crockett","year":"2014","journal-title":"Strathclyde Academic Media"},{"key":"ref9","first-page":"31","article-title":"Design of a graphical controller with reusable components","author":"trost","year":"2013","journal-title":"Proceedings of the 22st international Electrotechnical and Computer Scence Conference ERK 2013"},{"journal-title":"FPGA-Based System Design","year":"2004","author":"wolf","key":"ref1"}],"event":{"name":"2015 4th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2015,6,14]]},"location":"Budva, Montenegro","end":{"date-parts":[[2015,6,18]]}},"container-title":["2015 4th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164208\/7181853\/07181876.pdf?arnumber=7181876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T13:35:57Z","timestamp":1498224957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7181876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/meco.2015.7181876","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}