{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:44:47Z","timestamp":1730281487145,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/meco.2015.7181910","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T12:26:30Z","timestamp":1439468790000},"page":"228-231","source":"Crossref","is-referenced-by-count":0,"title":["Design of analog to digital converters for multiple-valued systems"],"prefix":"10.1109","author":[{"given":"Dusanka","family":"Bundalo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ferid","family":"Softie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Drazen","family":"Pasalic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zlatko","family":"Bundalo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miroslav","family":"Kostadinovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"110","article-title":"Quaternary Sequential Circuits","author":"patel","year":"2010","journal-title":"International Journal of Computer Science and Network Security"},{"key":"ref3","first-page":"538","article-title":"Quaternary CMOS Combinational Logic Circuits","author":"patel","year":"2009","journal-title":"Proceedings of International Conference on Information and Multimedia Technology"},{"key":"ref6","first-page":"622","article-title":"Development of 2-Digit Analog-to-Digital Converter","volume":"17","author":"farhana","year":"2012","journal-title":"World Applied Sciences Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2007.5"},{"key":"ref8","first-page":"el4.1","article-title":"Logic circuits for interconnection of ternary and binary CMOS digital circuits and systems","author":"bundalo","year":"2011","journal-title":"Proceedings of the 55th Conference ETRAN Banja Vru?ica"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.79495"},{"key":"ref2","article-title":"Multiple-Valued Logic in VLSI Design","author":"dubrova","year":"2002","journal-title":"International Journal on Multiple-Valued Logic"},{"key":"ref9","first-page":"el2.1","article-title":"CMOS and BiCMOS logic circuits for conversion from low to high logic level","author":"bundalo","year":"2007","journal-title":"Proc 51st Conf ETRAN"},{"key":"ref1","first-page":"340","article-title":"Multiple-valued logic in VLSI: challenges and opportunities","author":"dubova","year":"1999","journal-title":"Proceedings of Conference NORCHIP'99"}],"event":{"name":"2015 4th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2015,6,14]]},"location":"Budva, Montenegro","end":{"date-parts":[[2015,6,18]]}},"container-title":["2015 4th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164208\/7181853\/07181910.pdf?arnumber=7181910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:44:36Z","timestamp":1490388276000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7181910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/meco.2015.7181910","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}