{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:29:05Z","timestamp":1729610945732,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/meco.2017.7977125","type":"proceedings-article","created":{"date-parts":[[2017,7,25]],"date-time":"2017-07-25T19:28:31Z","timestamp":1501010911000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["SWL algorithms optimization using alternative adder module in FPGA"],"prefix":"10.1109","author":[{"given":"Tayab D.","family":"Memon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaji Farooq","family":"Baig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marvi","family":"Deshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Imtiaz Hussain","family":"Kalwar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1007\/s11265-012-0664-8","article-title":"Power-Area-Performance Characteristics of FPGA based sigma-delta modulated FIR Filters","volume":"70","author":"tayab","year":"2013","journal-title":"Journal of Signal Processing Systems"},{"key":"ref3","article-title":"A single-Bit Digital DC-Blocker Using Ternary Filtering","author":"sadik","year":"2105","journal-title":"Proc IEEE TENCON 05"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1049\/ip-cds:20020396","article-title":"Bitstream signal processing and its application to communication systems","volume":"149","author":"fujisaka","year":"2002","journal-title":"IEEE Proceedings Circuits Devices and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.62152"},{"key":"ref11","article-title":"Advantages of the Virtex-5 FPGA 6-Input LUT Architecture","author":"percey","year":"2007","journal-title":"Xilinx wp284"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/574627"},{"key":"ref12","article-title":"Targeting and Retargeting Guide for Spartan-6 FPGAs","author":"philofsky","year":"2010","journal-title":"Xilinx wp309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:19901091"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.307"},{"key":"ref2","article-title":"Techniques in Single-Bit Digital Filtering","author":"thompson","year":"2004","journal-title":"RMIT University"},{"key":"ref9","first-page":"1082","article-title":"Bit-stream adders and multipliers for tri-level sigma-delta modulators","volume":"2007","author":"ng","year":"2007","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"ref1","first-page":"61","article-title":"An Overview of Sigma-Delta Converters","author":"pervez","year":"1996","journal-title":"IEEE Signal Processing Magazine"}],"event":{"name":"2017 6th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2017,6,11]]},"location":"Bar, Montenegro","end":{"date-parts":[[2017,6,15]]}},"container-title":["2017 6th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7970251\/7977112\/07977125.pdf?arnumber=7977125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T15:49:59Z","timestamp":1569944999000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7977125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/meco.2017.7977125","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}