{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:44:06Z","timestamp":1765039446321},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/meco.2018.8406016","type":"proceedings-article","created":{"date-parts":[[2018,7,9]],"date-time":"2018-07-09T19:17:35Z","timestamp":1531163855000},"page":"1-4","source":"Crossref","is-referenced-by-count":21,"title":["Fault secure FPGA-based TMR voter"],"prefix":"10.1109","author":[{"given":"Dina G.","family":"Mahmoud","sequence":"first","affiliation":[]},{"given":"Gehad I.","family":"Alkady","sequence":"additional","affiliation":[]},{"given":"Hassanein H.","family":"Amer","sequence":"additional","affiliation":[]},{"given":"Ramez M.","family":"Daoud","sequence":"additional","affiliation":[]},{"given":"Ihab","family":"Adly","sequence":"additional","affiliation":[]},{"given":"Youssef","family":"Essam","sequence":"additional","affiliation":[]},{"given":"Hassan A.","family":"Ismail","sequence":"additional","affiliation":[]},{"given":"Kirollos N.","family":"Sorour","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0631"},{"journal-title":"Design and Analysis of Fault-Tolerant Digital Systems","year":"1989","author":"johnson","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247755"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2015.7181865"},{"key":"ref14","article-title":"Error Detecting Codes, Self-Checking Circuits and Applications","author":"wakerly","year":"1978","journal-title":"North-Holland"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2003.1281354"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412152"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2007.5205468"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105389"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2013.6604220"},{"key":"ref7","article-title":"Fault-Tolerance Techniques for SRAM-Based FPGAs","author":"kastensmidt","year":"2006","journal-title":"Springer"},{"journal-title":"Xilinx","article-title":"Xilinx partial reconfiguration user guide","year":"2013","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2015.7301472"}],"event":{"name":"2018 7th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2018,6,10]]},"location":"Budva","end":{"date-parts":[[2018,6,14]]}},"container-title":["2018 7th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8399137\/8405943\/08406016.pdf?arnumber=8406016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,8,6]],"date-time":"2018-08-06T18:59:40Z","timestamp":1533581980000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8406016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/meco.2018.8406016","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}