{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T19:07:28Z","timestamp":1771614448427,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/meco.2019.8760205","type":"proceedings-article","created":{"date-parts":[[2019,7,16]],"date-time":"2019-07-16T00:10:34Z","timestamp":1563235834000},"page":"1-6","source":"Crossref","is-referenced-by-count":41,"title":["Open-Source RISC-V Processor IP Cores for FPGAs \u2014 Overview and Evaluation"],"prefix":"10.1109","author":[{"given":"Roland","family":"Holler","sequence":"first","affiliation":[]},{"given":"Dominic","family":"Haselberger","sequence":"additional","affiliation":[]},{"given":"Dominik","family":"Ballek","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Rossler","sequence":"additional","affiliation":[]},{"given":"Markus","family":"Krapfenbauer","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Linauer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref12","author":"asanovic","year":"2016","journal-title":"The rocket chip generator"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.162"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056766"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00010"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445115"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00052"},{"key":"ref19","first-page":"1","article-title":"Design and Implementation of a Dynamic Information Flow Tracking Architecture to Secure a RISC-V Core for IoT Applicationa","author":"palmiero","year":"2018","journal-title":"2018 IEEE High Performance extreme Computing Conference (HPEC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.9790\/4200-0244346"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2954680.2872414"},{"key":"ref6","article-title":"The RISC-V Reader: An Open Architecture Atlas","author":"patterson","year":"2017","journal-title":"Strawberry Canyon"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2006.373294"},{"key":"ref8","author":"asanovi?","year":"2014","journal-title":"Instruction sets should be free The case for risc-v"},{"key":"ref7","author":"patterson","year":"2018","journal-title":"Computer Organization and Design RISC-V Edition The Hardware Software Interface"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref1","first-page":"1","article-title":"A survey of open source processors for FPGAs","author":"rui","year":"2014","journal-title":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SNSP.2018.00034"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2018.8373084"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.35"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/WSCNIS.2015.7368277"}],"event":{"name":"2019 8th Mediterranean Conference on Embedded Computing (MECO)","location":"Budva, Montenegro","start":{"date-parts":[[2019,6,10]]},"end":{"date-parts":[[2019,6,14]]}},"container-title":["2019 8th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8752173\/8759882\/08760205.pdf?arnumber=8760205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:57Z","timestamp":1657854837000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8760205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/meco.2019.8760205","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}