{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:43:32Z","timestamp":1725803012195},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/meco49872.2020.9134071","type":"proceedings-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T20:30:08Z","timestamp":1594153808000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Strategies of Computational Process Synthesis \u2014 a System-Level Model of HW\/SW (Micro)Architectural Mechanisms"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Antonov","sequence":"first","affiliation":[]},{"given":"Pavel","family":"Kustarev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Bambu HLS","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2014.6862729"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228472"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"journal-title":"Active","year":"2019","author":"antonov","key":"ref14"},{"journal-title":"Methods and Tools for Computer-Aided Synthesis of Processors Based on Microarchitectural Programmable Hardware Generators","year":"2018","author":"antonov","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2017.8124952"},{"key":"ref17","article-title":"MLIP Cores: Designing Hardware Generators with Programmable Microarchitectural Mechanisms","author":"antonov","year":"0","journal-title":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2671881"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2720623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455230"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496652"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0965-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"journal-title":"Handbook of Hardware\/Software Codesign","year":"2017","author":"teich","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_9"}],"event":{"name":"2020 9th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2020,6,8]]},"location":"Budva, Montenegro","end":{"date-parts":[[2020,6,11]]}},"container-title":["2020 9th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125448\/9134063\/09134071.pdf?arnumber=9134071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:49Z","timestamp":1656453229000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9134071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/meco49872.2020.9134071","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}