{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:48:27Z","timestamp":1730281707954,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/meco49872.2020.9134178","type":"proceedings-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T16:30:08Z","timestamp":1594139408000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["SCE-Comm: A Real-Time Inter-Core Communication Framework for Strictly Partitioned Multi-core Processors"],"prefix":"10.1109","author":[{"given":"Rohan","family":"Tabish","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jen-Yang","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heechul","family":"Yun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lui","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"68","article-title":"Generalized rate-monotonic scheduling theory: A framework for developing real-time systems","volume":"82","author":"lui","year":"0","journal-title":"Proceedings of the IEEE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"ref12","first-page":"157","article-title":"Outstanding paper award: Making shared caches more predictable on multicore platforms","author":"bryan","year":"2013","journal-title":"2013 25th Euromicro Conference on Real-Time Systems (ECRTS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref14","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"0","journal-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS) 2013 IEEE 19th"},{"key":"ref15","first-page":"299","article-title":"Memory access control in multiprocessor for real-time systems with mixed criticality","author":"heechul","year":"0","journal-title":"Real-Time Systems (ECRTS) 2012 24th Euromicro Conference on"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.015"},{"key":"ref3","first-page":"111","article-title":"Mixed-criticality scheduling with dynamic memory bandwidth regulation","author":"muhammad","year":"0","journal-title":"2018 IEEE 24th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)"},{"key":"ref6","first-page":"321","article-title":"Integrated modular avionics (ima) partition scheduling with conflict-free i\/o for multicore avionics systems","author":"jung-eun","year":"0","journal-title":"Computer Software and Applications Conference (COMPSAC) 2014 IEEE 38th Annual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref7","first-page":"1","article-title":"Attacking the one-out-of-m multicore problem by combining hardware management with mixed-critcality provisioning","author":"kim","year":"0","journal-title":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"},{"journal-title":"NXP Semiconductor","year":"0","key":"ref2"},{"key":"ref9","article-title":"Single core equivalent virtual machines for hard real-time computing on multicore processors","author":"lui","year":"2014","journal-title":"Technical Report"},{"journal-title":"FAA position paper on multi-core processors CAST-32A (rev 0)","year":"0","key":"ref1"}],"event":{"name":"2020 9th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2020,6,8]]},"location":"Budva, Montenegro","end":{"date-parts":[[2020,6,11]]}},"container-title":["2020 9th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125448\/9134063\/09134178.pdf?arnumber=9134178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:50:36Z","timestamp":1656438636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9134178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/meco49872.2020.9134178","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}