{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:08:47Z","timestamp":1725595727338},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,7]],"date-time":"2022-06-07T00:00:00Z","timestamp":1654560000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,7]],"date-time":"2022-06-07T00:00:00Z","timestamp":1654560000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,7]]},"DOI":"10.1109\/meco55406.2022.9797182","type":"proceedings-article","created":{"date-parts":[[2022,6,21]],"date-time":"2022-06-21T19:47:45Z","timestamp":1655840865000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Superscalar Out-of-Order RISC-V ASIP Based on Programmable Hardware Generator with Decoupled Computations and Flow Control"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Antonov","sequence":"first","affiliation":[{"name":"ITMO University,Software Engineering and Computer Systems Faculty,Saint-Petersburg,Russia"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2910012"},{"journal-title":"XiangShan Open-source high-performance RISC-V processor","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00016"},{"journal-title":"EH1 RISC-V SweRV CoreTM 1 9 from Western Digital","year":"0","key":"ref13"},{"journal-title":"T-Head Semiconductor Co Ltd","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"journal-title":"ActiveCore","year":"2019","author":"antonov","key":"ref4"},{"journal-title":"Amaranth HDL (previously known as nMigen)","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MECO52532.2021.9460265"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180593"},{"key":"ref8","first-page":"1","article-title":"SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine","author":"zhao","year":"0","journal-title":"CARRV2020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2017.8124952"},{"journal-title":"SpinalHDL - A high level hardware description language","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"journal-title":"A highly productive implementation of an out-of-order processor generator","year":"2018","author":"celio","key":"ref9"}],"event":{"name":"2022 11th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2022,6,7]]},"location":"Budva, Montenegro","end":{"date-parts":[[2022,6,10]]}},"container-title":["2022 11th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9797068\/9797069\/09797182.pdf?arnumber=9797182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T20:44:07Z","timestamp":1658177047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9797182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/meco55406.2022.9797182","relation":{},"subject":[],"published":{"date-parts":[[2022,6,7]]}}}