{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T17:31:13Z","timestamp":1787765473210,"version":"build-2784847793"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T00:00:00Z","timestamp":1718064000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,11]],"date-time":"2024-06-11T00:00:00Z","timestamp":1718064000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,11]]},"DOI":"10.1109\/meco62516.2024.10577789","type":"proceedings-article","created":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T17:26:54Z","timestamp":1720027614000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["CA-CFAR is Convolution: Fast Target Detection with Machine Learning Accelerator"],"prefix":"10.1109","author":[{"given":"Chen","family":"Liu","sequence":"first","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuromorphic Circuits,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florian","family":"Kelber","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuromorphic Circuits,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bernhard","family":"Vogginger","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuromorphic Circuits,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Mayr","sequence":"additional","affiliation":[{"name":"Technische Universität Dresden,Chair of Highly-Parallel VLSI-Systems and Neuromorphic Circuits,Dresden,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2016.7485214"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EBCCSP53293.2021.9502357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4108\/icst.pervasivehealth.2011.245993"},{"key":"ref4","first-page":"253","article-title":"Chapter 20 - Automotive Radar","volume-title":"Digital Signal Processing","volume":"101","author":"Parker","year":"2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8753926"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620504"},{"key":"ref7","article-title":"User\u2019s manual of aurix\u2122 TC3XX platform","year":"2021"},{"key":"ref8","article-title":"Radar hardware accelerator user\u2019s guide","year":"2018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSTARS.2018.2879082"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RadarConf2351548.2023.10149747"},{"key":"ref11","article-title":"Qualcomm unleashes snapdragon x elite: The ai super-charged platform to revolutionize the pc","year":"2023"},{"key":"ref12","article-title":"Meteor lake architecture overview","year":"2023"},{"key":"ref13","author":"Hoeppner","year":"2021","journal-title":"The spinnaker 2 processing element architecture for hybrid digital neuromorphic computing"},{"key":"ref14","first-page":"414","article-title":"Adaptive detection mode with threshold control as a function of spatially sampled clutter-level estimates","volume":"29","author":"HM","year":"1968","journal-title":"Rca Rev."},{"key":"ref15","volume-title":"Fundamentals of radar signal processing","volume":"1","author":"Richards","year":"2005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2022.851774"},{"key":"ref17","author":"Mayr","year":"2019","journal-title":"Spinnaker 2: A 10 million core processor system for brain simulation and machine learning"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.33140\/jsndc.03.01.02"},{"key":"ref19","article-title":"Millimeter wave (mmw) demo for XWR16XX","year":"2018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTCFall.2019.8891420"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2018.8557276"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/EUSIPCO54536.2021.9616316"}],"event":{"name":"2024 13th Mediterranean Conference on Embedded Computing (MECO)","location":"Budva, Montenegro","start":{"date-parts":[[2024,6,11]]},"end":{"date-parts":[[2024,6,14]]}},"container-title":["2024 13th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10577658\/10577767\/10577789.pdf?arnumber=10577789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T19:39:32Z","timestamp":1740080372000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10577789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/meco62516.2024.10577789","relation":{},"subject":[],"published":{"date-parts":[[2024,6,11]]}}}