{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T04:11:35Z","timestamp":1751343095886,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T00:00:00Z","timestamp":1749513600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T00:00:00Z","timestamp":1749513600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,10]]},"DOI":"10.1109\/meco66322.2025.11049168","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:43:48Z","timestamp":1751046228000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Low Overhead FPGA-based RISC-V Resilient To Upsets In User Bits"],"prefix":"10.1109","author":[{"given":"A. F.","family":"Elsousy","sequence":"first","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Osama","sequence":"additional","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. E.","family":"Omar","sequence":"additional","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. M.","family":"Hassan","sequence":"additional","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. I.","family":"Alkady","sequence":"additional","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. M.","family":"Daoud","sequence":"additional","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. H.","family":"Amer","sequence":"additional","affiliation":[{"name":"American University in Cairo,Electronics & Comm. Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. R.","family":"Salama","sequence":"additional","affiliation":[{"name":"American University in Cairo,Comp. Sci. & Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.G.","family":"Mahmoud","sequence":"additional","affiliation":[{"name":"American University in Cairo,Comp. Sci. & Eng. Dept.,Cairo,Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14352-1_2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isncc58260.2023.10323969"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS45761.2018.9328685"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RAAI52226.2021.9507835"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2187218"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238095"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3369585"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1201\/9781439863961"},{"year":"2021","key":"ref9","article-title":"Mitigation of Radiation Effects in Radiation-Tolerant Flash FPGAs"},{"author":"Sem","key":"ref10","article-title":"Soft Error Mitigation Controller v4.1 LogiCORE IP Product Guide \u2022 Soft Error Mitigation Controller Product Guide (PG036) \u2022 Reader \u2022 AMD Technical Information Portal"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2010.5446661"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IECON43393.2020.9254837"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"year":"2024","key":"ref14","article-title":"Memory Blocks and Error Correction Code"},{"year":"2024","key":"ref15","article-title":"NIOS V Processor Reference Manual"},{"volume-title":"Patterson and Krste Asanovic, The RISC-V Instruction Set Manual: Volume I, User-Level ISA","year":"2019","author":"Waterman","key":"ref16"},{"key":"ref17","article-title":"RISC-V Single Cycle Processor","volume-title":"GitHub repository","author":"N","year":"2023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3509633"},{"key":"ref19","article-title":"GCC: The GNU Compiler Collection Documentation, Chapter \u201cOptimize Options"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.40"}],"event":{"name":"2025 14th Mediterranean Conference on Embedded Computing (MECO)","start":{"date-parts":[[2025,6,10]]},"location":"Budva, Montenegro","end":{"date-parts":[[2025,6,14]]}},"container-title":["2025 14th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11049083\/11049085\/11049168.pdf?arnumber=11049168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T17:36:42Z","timestamp":1751305002000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11049168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/meco66322.2025.11049168","relation":{},"subject":[],"published":{"date-parts":[[2025,6,10]]}}}