{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:04:15Z","timestamp":1779203055134,"version":"3.51.4"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T00:00:00Z","timestamp":1749513600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T00:00:00Z","timestamp":1749513600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,10]]},"DOI":"10.1109\/meco66322.2025.11049192","type":"proceedings-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T17:43:48Z","timestamp":1751046228000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Empirical Analysis and Estimation of the Energy Cost of Data Transfers in CPU Caches in Multi-Core Systems"],"prefix":"10.1109","author":[{"given":"Ga\u00ebtan","family":"Barret","sequence":"first","affiliation":[{"name":"Orange SA,Lannion,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jo\u00ebl","family":"Penhoat","sequence":"additional","affiliation":[{"name":"Orange SA,Lannion,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roland","family":"Picard","sequence":"additional","affiliation":[{"name":"Orange SA,Rennes,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Chillet","sequence":"additional","affiliation":[{"name":"University of Rennes, INRIA\/IRISA,Lannion,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2024.10458091"},{"key":"ref2","article-title":"Intel xeon list"},{"key":"ref3","article-title":"Irjet-v6i3885","year":"2019"},{"key":"ref4","article-title":"Ddr4 specifications"},{"key":"ref5","article-title":"prefetch instructions manual","author":"Cloutier"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989088"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3629526.3645052"},{"key":"ref11","article-title":"A cache reconfiguration approach for saving leakage and refresh energy in embedded dram caches","author":"Mittal","year":"2013"},{"key":"ref12","article-title":"Tdram: Tag-enhanced dram for efficient caching","author":"Babaie","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3616538"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"ref15","article-title":"Intel\u00ae 64 and ia-32 architectures software developer\u2019s manuals"}],"event":{"name":"2025 14th Mediterranean Conference on Embedded Computing (MECO)","location":"Budva, Montenegro","start":{"date-parts":[[2025,6,10]]},"end":{"date-parts":[[2025,6,14]]}},"container-title":["2025 14th Mediterranean Conference on Embedded Computing (MECO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11049083\/11049085\/11049192.pdf?arnumber=11049192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:20Z","timestamp":1751094200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11049192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/meco66322.2025.11049192","relation":{},"subject":[],"published":{"date-parts":[[2025,6,10]]}}}