{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:50:51Z","timestamp":1729633851931,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/memcod.2003.1210084","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"34-42","source":"Crossref","is-referenced-by-count":1,"title":["Petri net based interface analysis for fast IP-core integration"],"prefix":"10.1109","author":[{"given":"J.A.","family":"de Oliveira Filho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.E.","family":"de Lima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.R.","family":"Maciel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587178"},{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref11"},{"key":"ref12","first-page":"25","article-title":"Digital Hardware Implementation of Petri Net Based Specifications: Direct Translation from Safe Automation Petri Nets to Circuit Elements","author":"uzan","year":"2001","journal-title":"Proceedings of the International Workshop on Discrete-Event System Design - DESDes'04"},{"key":"ref13","first-page":"307","article-title":"Direct Synthesis of Efficient Speed-independent Circuits from Deterministic Signal Transition Graphs","author":"jung","year":"1994","journal-title":"Proceedings of International Symposium on Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"journal-title":"Concurrent Hardware The Theory and Practice of Self-Timed Design Series in Parallel Computing","year":"1994","author":"kishinevsky","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511526558"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.740027"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587178"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.644602"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569835"},{"article-title":"A New Interface Specification Methodology and its Application to Transducer Synthesis","year":"1988","author":"borriello","key":"ref3"},{"key":"ref6","article-title":"Interfacing Incompatible Protocols using Interface Process Generation","author":"gajski","year":"1995","journal-title":"32nd ACM\/IEEE Design Automation Conference"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/277044.277047","article-title":"Automatic synthesis of interfaces between incompatible protocols","author":"passerone","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1145\/196244.196272","article-title":"a communicating petri net model for the design of concurrent asynchronous modules","author":"de jong","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref7","first-page":"101","article-title":"Synthesis of Concurrent System Interface Modules with Automatic Protocol Conversion Generation","author":"lin","year":"1994","journal-title":"IEEE International Conference on Computer-Aided Design"},{"key":"ref2","article-title":"Hardware and Petri Nets: Application to Asynchronous Circuit Design","author":"cortadella","year":"2000","journal-title":"21st International Conference on Application and Theory of Petri Nets"},{"key":"ref9","article-title":"A CAD Tool for Automatic Core Interface Generation in a SoPC Environment","author":"oliveirafilho","year":"2002","journal-title":"proceedings of Student Forum 2002 SBCCI2002"},{"key":"ref1","article-title":"In Lecture Notes in Computer Science: Lectures on Petri Nets II: Applications","volume":"1492","author":"yakovlev","year":"1998","journal-title":"Petri Nets and Digital Hardware Design"},{"key":"ref20","first-page":"150","article-title":"Cover Approximations for the synthesis of speed-independent circuits","author":"pastor","year":"1995","journal-title":"Proc Workshop on Logic and Architecture Synthesis"},{"journal-title":"SOPC Builder version 2 0","year":"2002","key":"ref22"},{"year":"0","key":"ref21"},{"journal-title":"AMBA 2 0 Specification","year":"0","key":"ref24"},{"journal-title":"AVALON Bus Specification - Reference Manual version 2 0","year":"2002","key":"ref23"},{"journal-title":"QUARTUS II Manual","year":"0","key":"ref25"}],"event":{"name":"2003 1st IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2003)","start":{"date-parts":[[2003,6,24]]},"location":"Mont Saint Michel, France","end":{"date-parts":[[2003,6,26]]}},"container-title":["First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8593\/27232\/01210084.pdf?arnumber=1210084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T23:18:20Z","timestamp":1497568700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1210084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/memcod.2003.1210084","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}