{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:43:27Z","timestamp":1742388207355},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/memcod.2006.1695903","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"71-80","source":"Crossref","is-referenced-by-count":18,"title":["Automatic decomposition for sequential equivalence checking of system level and RTL descriptions"],"prefix":"10.1109","author":[{"given":"S.","family":"Vasudevan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Viswanath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiajin Tu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"journal-title":"Detection of equivalent state variables in finite state machine verification","year":"1995","author":"van eijk","key":"17"},{"key":"18","article-title":"Automatic verification of arithmetic circuits in rtl using step-wise refinement of term rewriting systems","author":"vasudevan","year":"2006","journal-title":"Accepted for IEEE Transactions on Computers"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513951"},{"journal-title":"Viterbi decoder coprocessor in the drm application soc","year":"2006","author":"tu","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2001.936243"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-004-0183-4"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.55"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.12.3315"},{"journal-title":"reference manual","year":"0","author":"system","key":"3"},{"journal-title":"Digital Radio Mondiale","year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","first-page":"368","article-title":"Behavioral consistency of C and Verilog programs using bounded model checking","author":"kroening","year":"2003","journal-title":"Proceedings of DAC"},{"key":"7","first-page":"308","article-title":"Hardware verification using ANSI-C programs as a reference","author":"clarke","year":"2003","journal-title":"ASP-DAC 2003"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144324"},{"key":"5","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/DAC.2002.1012640","article-title":"A practical and efficient method for compare-point matching","author":"anastasakis","year":"2002","journal-title":"Proceedings of the 39th conference on Design automation"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041761"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/375977.376022"},{"year":"0","key":"8"}],"event":{"name":"Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design. (MEMOCODE'06)","acronym":"MEMCOD-06","location":"Napa, CA, USA"},"container-title":["Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11148\/35734\/01695903.pdf?arnumber=1695903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T09:30:51Z","timestamp":1497691851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1695903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/memcod.2006.1695903","relation":{},"subject":[]}}