{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:00:46Z","timestamp":1725580846271},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/memcod.2006.1695912","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"113-122","source":"Crossref","is-referenced-by-count":5,"title":["Using Reo for formal specification and verification of system designs"],"prefix":"10.1109","author":[{"given":"N.","family":"Razavi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sirjania","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","first-page":"663","article-title":"Structured Component Composition Framework for Embedded System Design","author":"shukla","year":"2002","journal-title":"Proceedings of HiPC02"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020383505582"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581253"},{"key":"13","article-title":"Modeling and formal verification of hardware components in differerent levels of abstraction","author":"hakimipour","year":"0","journal-title":"Submitted to FM'06"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487900"},{"journal-title":"System Design with SystemC","year":"2002","author":"grotker","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1123058.1123073"},{"article-title":"A coinductive calculus of component connectors","year":"2002","author":"arbab","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1017\/S0960129504004153"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24714-2_14"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819385"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1123058.1123063"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-30864-4"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2004.04.028"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"8","article-title":"Formal verification of higher-level SoC designs in C-based descriptions","author":"fujita","year":"2003","journal-title":"International Conference on Dependable Systems and Networks (Workshop on Model-Checking for Dependable Software-Intensive Systems)"}],"event":{"name":"Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design. (MEMOCODE'06)","acronym":"MEMCOD-06","location":"Napa, CA, USA"},"container-title":["Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2006. MEMOCODE '06. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11148\/35734\/01695912.pdf?arnumber=1695912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T12:54:36Z","timestamp":1489582476000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1695912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/memcod.2006.1695912","relation":{},"subject":[]}}