{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:44:38Z","timestamp":1725543878658},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/memcod.2012.6292297","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T19:45:06Z","timestamp":1347306306000},"page":"25-32","source":"Crossref","is-referenced-by-count":0,"title":["Improving design verifiability by early RTL coverability analysis"],"prefix":"10.1109","author":[{"given":"Kai-Hui","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Wei","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie-Hong Roland","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.55187"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(86)90135-0"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193922"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484754"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955007"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419784"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531637"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114910"},{"key":"10","article-title":"FRAIGs: A Unifying Representation for Logic Synthesis and Verification","author":"mishchenko","year":"2005","journal-title":"ERL Technical Report"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012603"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378278"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391537"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62929"},{"key":"9","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1145\/1278480.1278528","article-title":"design for verification in system-level models and rtl","author":"mathur","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913288"}],"event":{"name":"2012 10th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2012)","start":{"date-parts":[[2012,7,16]]},"location":"Arlington, VA, USA","end":{"date-parts":[[2012,7,17]]}},"container-title":["Tenth ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMCODE2012)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6287679\/6292291\/06292297.pdf?arnumber=6292297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T23:58:59Z","timestamp":1498003139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6292297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/memcod.2012.6292297","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}