{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:12:19Z","timestamp":1725466339445},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/memcod.2012.6292307","type":"proceedings-article","created":{"date-parts":[[2012,9,10]],"date-time":"2012-09-10T15:45:06Z","timestamp":1347291906000},"page":"109-118","source":"Crossref","is-referenced-by-count":0,"title":["A general technique for deterministic model-cycle-level debugging"],"prefix":"10.1109","author":[{"given":"Asif","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muralidaran","family":"Vijayaraghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Arvind","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"journal-title":"Power ISA","year":"2007","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"year":"0","key":"15"},{"journal-title":"EmVM User Manual","year":"2012","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1085130.1085145"},{"year":"0","key":"14"},{"journal-title":"Synopsys","article-title":"Identify - Simulator-like Visibility into Hardware Debug","year":"2011","key":"11"},{"key":"12","first-page":"41","article-title":"Instrumenting Bitstreams for Debugging FPGA Circuits","author":"graham","year":"0","journal-title":"Field-Programmable Custom Computing Machines 2001 FCCM '01 The 9th Annual IEEE Symposium On April 2001"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081405"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575775"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"2","article-title":"RAMP Architecture and Description Language","author":"gibeling","year":"0","journal-title":"2nd Workshop on Architecture Research Using FPGA Platforms February 2006"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"journal-title":"Chipscope Pro Software and Cores User Guide","year":"2012","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/281035.281041"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/127695.122777"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"9","article-title":"Fast and Cycle-Accurate Modeling of a Multicore Processor","author":"khan","year":"0","journal-title":"ISPASS '12 Proceedings of the International Symposium on Performance Analysis of Systems and Software April 2012"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629594"}],"event":{"name":"2012 10th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2012)","start":{"date-parts":[[2012,7,16]]},"location":"Arlington, VA","end":{"date-parts":[[2012,7,17]]}},"container-title":["Tenth ACM\/IEEE International Conference on Formal Methods and Models for Codesign (MEMCODE2012)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6287679\/6292291\/06292307.pdf?arnumber=6292307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T16:38:01Z","timestamp":1580920681000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6292307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/memcod.2012.6292307","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}