{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T22:52:36Z","timestamp":1784069556433,"version":"3.55.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,13]]},"DOI":"10.1109\/memocode57689.2022.9954598","type":"proceedings-article","created":{"date-parts":[[2022,11,28]],"date-time":"2022-11-28T15:22:51Z","timestamp":1669648971000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs"],"prefix":"10.1109","author":[{"given":"Samira Ait","family":"Bensaid","sequence":"first","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mihail","family":"Asavoae","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farhat","family":"Thabet","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mathieu","family":"Jan","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref11","article-title":"Spinalhdl: An alternative hardware description language","author":"papon","year":"2017","journal-title":"FOSDEM"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS54340.2022.00034"},{"key":"ref14","year":"0","journal-title":"Risc-v sodor"},{"key":"ref15","year":"0","journal-title":"rocket-chip"},{"key":"ref16","year":"0","journal-title":"Fuxi a 32-bit pipelined risc-v processor written in chise13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478332"},{"key":"ref18","year":"0","journal-title":"Risc-v mini"},{"key":"ref19","author":"saitoh","year":"0","journal-title":"KyogenRV simple 5-staged pipeline RISC-V"},{"key":"ref28","article-title":"Hardware\/software co-verification using path-based symbolic execution","author":"mukherjee","year":"2020","journal-title":"CoRR vol abs\/2001 01324"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71322-7_2"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45828-X_25"},{"key":"ref6","first-page":"8:1","article-title":"The heptane static worst-case execution time estimation tool","volume":"57","author":"hardy","year":"2017","journal-title":"WCET ser OASIcs"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-41131-2_10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16256-5_6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-47487-4_2"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.014"},{"key":"ref2","first-page":"5:1","article-title":"A survey on static cache analysis for real-time systems","volume":"3","author":"lv","year":"2016","journal-title":"Leibniz Trans Embed Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref1","article-title":"Safety standards and wcet analysis tools","author":"kaestner","year":"2012","journal-title":"Erts"},{"key":"ref20","article-title":"A framework for static analysis of VHDL code","volume":"6","author":"schlickling","year":"2007","journal-title":"WCET ser OASIcs"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.4204\/EPTCS.233.9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1755888.1755899"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2088950"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379071"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44798-9_2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2015.7340477"}],"event":{"name":"2022 20th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)","location":"Shanghai, China","start":{"date-parts":[[2022,10,13]]},"end":{"date-parts":[[2022,10,14]]}},"container-title":["2022 20th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9954458\/9954381\/09954598.pdf?arnumber=9954598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T15:08:58Z","timestamp":1671462538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9954598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,13]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/memocode57689.2022.9954598","relation":{},"subject":[],"published":{"date-parts":[[2022,10,13]]}}}