{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:13:04Z","timestamp":1725750784373},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/micro.2002.1176247","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"161-170","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic addressing memory arrays with physical locality"],"prefix":"10.1109","author":[{"given":"S.","family":"Hsu","sequence":"first","affiliation":[{"name":"Intel Labs., Intel Corp., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shih-Lien Lu","sequence":"additional","affiliation":[{"name":"Intel Labs., Intel Corp., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shih-Chang Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref3","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"year":"2000","author":"harris","journal-title":"Skew-Tolerant Circuit Design","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISCA.2002.1003559"},{"year":"0","author":"doug","article-title":"SimpleScalar toolset 3.0b","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCA.2002.1003558"},{"year":"0","journal-title":"SPEC 2000 benchmarks suites","key":"ref12"},{"key":"ref8","first-page":"137","article-title":"Two-level Hierarchical Register File Organization for VLIW Processors","author":"zamalea","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCA.2002.995719"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/5.920580"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/377792.377859"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IEDM.1995.499187"}],"event":{"name":"Proceedings 35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","start":{"date-parts":[[2002,11,18]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2002,11,22]]}},"container-title":["35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8385\/26403\/01176247.pdf?arnumber=1176247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T17:34:59Z","timestamp":1713807299000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1176247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/micro.2002.1176247","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}