{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T10:08:39Z","timestamp":1781258919165,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2002.1176252","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"219-230","source":"Crossref","is-referenced-by-count":9,"title":["Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction"],"prefix":"10.1109","author":[{"family":"Nam Sung Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Flautner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref12","first-page":"61","article-title":"Adaptive mode-control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proc of Int Conf on Parallel Architectures and Compilation Techniques"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955040"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"key":"ref15","year":"0"},{"key":"ref16","author":"burger","year":"1997","journal-title":"The SimpleScalar Toolset Version 2 0 Tech Rept TR-97–1342"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545231","article-title":"Dynamic Fine-Grain Leakage Reduction using Leakage-Biased Bitlines","author":"heo","year":"2002","journal-title":"To appear in Proc of Int Symp Computer Architecture"},{"key":"ref5","first-page":"70","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation. Low Power Electronics and Design","author":"chose","year":"1999","journal-title":"Proc of Int Symp on Low Power Electronics and Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref2","first-page":"213","article-title":"Silicon processing for the VLSI era","volume":"3","author":"wolf","year":"1995","journal-title":"The Submicron MOSFET"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003572","article-title":"Drowsy Caches: Simple Techniques for Reducing Leakage Power","author":"flautner","year":"2002","journal-title":"Proc Int Symp Computer Architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"}],"event":{"name":"35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","location":"Istanbul, Turkey","acronym":"MICRO-02"},"container-title":["35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8385\/26403\/01176252.pdf?arnumber=1176252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:18Z","timestamp":1497552378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1176252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/micro.2002.1176252","relation":{},"subject":[]}}