{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:36:16Z","timestamp":1783035376455,"version":"3.54.6"},"reference-count":25,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2002.1176257","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"283-293","source":"Crossref","is-referenced-by-count":53,"title":["Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks"],"prefix":"10.1109","author":[{"given":"C.","family":"Kozyrakis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Patterson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634514"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645807"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref13","article-title":"Scalable Vector Media-processors for Embedded Systems","author":"kozyrakis","year":"2002"},{"key":"ref14","article-title":"VIRAM: A Media-oriented Vector Processor with Embedded DRA M","author":"kozyrakis","year":"2000","journal-title":"Conf Rec Hot Chips XII Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.964446"},{"key":"ref16","article-title":"EEMBC 1.0 Scores, Part 1: Observations","author":"levy","year":"2000","journal-title":"Microprocessor Report"},{"key":"ref17","article-title":"A Second Generation SIMD Microprocessor Architecture","author":"phillip","year":"1998","journal-title":"In the Conference Record of the Hot Chips X Symposium"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"ref19","article-title":"The Trimedia TM-1 PCI VLIW Media Processor","author":"slavenburg","year":"1996","journal-title":"In the Conference Record of the Hot Chips VIII Symposium"},{"key":"ref4","first-page":"91","volume":"45","author":"bell","year":"2002","journal-title":"What's Next in High performance Computing? Communications of the ACM"},{"key":"ref3","article-title":"T0: A Single-Chip Vector Microprocessor with Reconfigurable Pipel ines","author":"asanovi\u2021","year":"1996","journal-title":"Proc European Solid-State Circuits Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.612247"},{"key":"ref5","author":"dally","year":"1998","journal-title":"Tomorrow's Computing Engines Keynote Speech the 4th Intl Symposium on High-Performance Computer Architecture"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545247","article-title":"Tarantula: a Vector Extension to the Alpha Architecture","author":"espasa","year":"2002","journal-title":"In the Proceedings of the 29th Intl Symposium on Computer Architecture"},{"key":"ref7","year":"0","journal-title":"EEMBC Benchmark Scores"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976918"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501193"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","article-title":"The Best Way to Achieve Vector-Like Performance?","author":"smith","year":"1994","journal-title":"Keynote Speech in 21st International Symposium on Computer Architecture"},{"key":"ref22","article-title":"Vector Microprocessors for Desktop Computing","author":"stoodley","year":"1999","journal-title":"Proc 32nd Int l Symp Microarchitecture"},{"key":"ref21","first-page":"260","article-title":"Vector instruction set support for conditional operations","author":"smith","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref24","article-title":"The VelociTI Architecture of the TMS230C6x","author":"truong","year":"1997","journal-title":"HOT Chips IX Symposium Record"},{"key":"ref23","first-page":"142","article-title":"Performance Analysis of Intel's MMX, and SS E","author":"strey","year":"2001","journal-title":"7th Europar Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"}],"event":{"name":"35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","location":"Istanbul, Turkey","acronym":"MICRO-02"},"container-title":["35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8385\/26403\/01176257.pdf?arnumber=1176257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:18Z","timestamp":1497552378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1176257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/micro.2002.1176257","relation":{},"subject":[]}}