{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T16:17:10Z","timestamp":1772122630798,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2002.1176261","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"333-344","source":"Crossref","is-referenced-by-count":74,"title":["Optimizing pipelines for power and performance"],"prefix":"10.1109","author":[{"given":"V.","family":"Srinivasan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gschwind","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Bose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zyuban","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.N.","family":"Strenski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.G.","family":"Emma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Activity-sensitive flip-flop and latch selection for reduce energy","author":"heo","year":"2001","journal-title":"19th Conf on Advanced Research in VLSI"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/545214.545218","article-title":"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proceedings of the 29th International Symposium on Computer Architecture (ISCA-29)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501174"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.405.0559"},{"key":"ref14","article-title":"The Architecture of Pipelined Computers","author":"kogge","year":"1981"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1145\/17356.17403","article-title":"Optimal pipelining in supercomputers","author":"kunkel","year":"1986","journal-title":"Proc 13th Int l Symp Computer Architecture (ISCA-13)"},{"key":"ref16","first-page":"451","article-title":"Validation of Turandot, a fast processor model for microarchitecture exploration","author":"moudgill","year":"1999","journal-title":"Proceedings of the IEEE International Performance Computing and Communications Conference (IPCCC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2000.895550"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"ref3","article-title":"Power-Performance Modeling and Tradeoff Analysis for a High-End Microprocessor","author":"brooks","year":"2000","journal-title":"Workshop on Power-Aware Computer Systems ASPLOS-IX"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676981"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90064-V"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.782563"},{"key":"ref2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.84935"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MICRO.2000.898058","article-title":"On pipelining dynamic instruction scheduling logic","author":"stark","year":"2000","journal-title":"Proc 33rd Int l Symp Microarchitecture (MICRO-33)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref24","article-title":"Inherently Lower Power High Performance Superscalar Architectures","author":"zyuban","year":"2000"},{"key":"ref23","first-page":"95","article-title":"Energy-driven integrated hardware-software optimizations using SimplePower","author":"vijaykrishnan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146731"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945430"}],"event":{"name":"35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","location":"Istanbul, Turkey","acronym":"MICRO-02"},"container-title":["35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8385\/26403\/01176261.pdf?arnumber=1176261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,25]],"date-time":"2018-02-25T00:58:26Z","timestamp":1519520306000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1176261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/micro.2002.1176261","relation":{},"subject":[]}}