{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T15:42:52Z","timestamp":1764171772558},"reference-count":34,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2002.1176266","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"395-405","source":"Crossref","is-referenced-by-count":32,"title":["Exploiting data-width locality to increase superscalar execution bandwidth"],"prefix":"10.1109","author":[{"given":"G.H.","family":"Loh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"ref31","article-title":"Dynamic Zero Compression for Cache Energy Reduction. In","author":"villa","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698566"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref11","article-title":"The Microarchitecture of the Pentium 4 Processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal Q1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645792"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.372347"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref19","article-title":"Performance Improvement with Circuit-Level Speculation","author":"liu","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref28","article-title":"Selecting a Single, Representative Sample for Accurate Simulation of SPECint Benchmarks","author":"skadron","year":"1999","journal-title":"TR 595&#x2013;99"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/350853.350856"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref29","first-page":"135","article-title":"A Study of Branch Prediction Strategies","author":"smith","year":"1981","journal-title":"Proceedings of the 8th International Symposium on Computer Architecture"},{"journal-title":"The SimpleScalar Tool Set Version 2 0 Technical Report 1342","year":"1997","author":"burger","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"ref2","first-page":"337","article-title":"Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors","author":"baniasadi","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192756"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279469"},{"journal-title":"Combining Branch Predictors TN 36 Compaq Computer Corporation Western Research Laboratory","year":"1993","author":"mcfarling","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604715"},{"key":"ref24","article-title":"Quantifying the Complexity of Superscalar Processors","author":"palacharla","year":"1996","journal-title":"CS-TR 1996&#x2013;1328"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645814"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143490"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"}],"event":{"name":"35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","acronym":"MICRO-02","location":"Istanbul, Turkey"},"container-title":["35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8385\/26403\/01176266.pdf?arnumber=1176266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:31:30Z","timestamp":1489433490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1176266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/micro.2002.1176266","relation":{},"subject":[]}}