{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:27:38Z","timestamp":1747805258466,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2002.1176269","type":"proceedings-article","created":{"date-parts":[[2005,8,25]],"date-time":"2005-08-25T03:23:34Z","timestamp":1124940214000},"page":"419-429","source":"Crossref","is-referenced-by-count":8,"title":["Compiling for instruction cache performance on a multithreaded architecture"],"prefix":"10.1109","author":[{"given":"R.","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68200"},{"key":"ref11","article-title":"Compaq chooses SMT for alpha","volume":"13","year":"1999","journal-title":"Microprocessor Report"},{"key":"ref12","article-title":"Intel embraces multithreading","volume":"15","year":"2001","journal-title":"Microprocessor Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic jobscheduling for a simultaneous multithreading architecture","author":"snavely","year":"2000","journal-title":"Eighth International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1145\/178243.178260","article-title":"Atom:a system for building customised program analysis tools","author":"srivastava","year":"1994","journal-title":"PLDI'96 - Programming Languages Design and Implementation"},{"key":"ref17","first-page":"360","article-title":"Optimizing instruction cache performance for operating system intensive work-loads","author":"torrellas","year":"1995","journal-title":"Proceedings of the First International Symposium on High-Performance Computer Architecture"},{"key":"ref18","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref19","article-title":"Handling long-latency loads in a simultaneous multithreading processor","author":"tullsen","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.1999.744334","article-title":"Impulse:building a smart memory controller","author":"carter","year":"1999","journal-title":"Fifth International Symposium on High-Performance Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237195"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645824"},{"key":"ref5","article-title":"Improving instruction locality with just-in-time code layout","author":"chen","year":"1997","journal-title":"Proc of the USENIX Windows NT Work-shop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74953"},{"key":"ref7","first-page":"171","article-title":"Efficient procedure mapping using cache line coloring","author":"hashemi","year":"1997","journal-title":"ACM SIGPLAN'97 Conference on Programming Language Design and Implementation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195527"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.216748"},{"key":"ref9","first-page":"244","article-title":"Temporal-based procedure reordering for improved instruction cache performance","author":"kalamantianos","year":"1998","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"ref22","first-page":"118","article-title":"Data relocation and prefetching for large data sets","author":"yamada","year":"1994","journal-title":"MICRO International Symposium on Microarchitecture"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"}],"event":{"name":"35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","acronym":"MICRO-02","location":"Istanbul, Turkey"},"container-title":["35th Annual IEEE\/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8385\/26403\/01176269.pdf?arnumber=1176269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,29]],"date-time":"2024-01-29T07:50:30Z","timestamp":1706514630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1176269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/micro.2002.1176269","relation":{},"subject":[]}}