{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:44:39Z","timestamp":1759146279672},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253180","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"19-28","source":"Crossref","is-referenced-by-count":12,"title":["VSV: L2-miss-driven variable supply-voltage scaling for low power"],"prefix":"10.1109","author":[{"family":"Hai Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chen-Yong Cher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.N.","family":"Vijaykumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"113","article-title":"Deterministic clock gating for microprocessor power reduction","author":"li","year":"2003","journal-title":"Proc IEEE Int l Symp High-Performance Computer Architecture (HPCA)"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.974140"},{"article-title":"High-efficiency, low-voltage dc-dc conversion for portable applications","year":"1999","author":"stratakos","key":"ref14"},{"key":"ref15","first-page":"483","article-title":"Design Methodology of Ultra Low-power MPEG4 Codec Core Exploiting Voltage Scaling Techniques","author":"usami","year":"1998","journal-title":"proc of 35th Design Automation Conference"},{"key":"ref16","article-title":"Compile-Time Dynamic Voltage Scaling Settings: Opportunities and Limits","author":"fen","year":"2003","journal-title":"Programming Language Design and Implementation (PLDI)"},{"key":"ref17","first-page":"567","article-title":"A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects","author":"tyagi","year":"2000","journal-title":"Technical Digest International Electron Devices Meeting"},{"key":"ref18","article-title":"On the use of microarchitecture-driven dynamic voltge scaling","author":"marculescu","year":"2000","journal-title":"Proc of the Workshop on Complexity-Effective Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/859619.859621"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1145\/280756.280894","article-title":"Voltage scheduling problem for dynamically variable voltage processors","author":"ishihara","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref3","first-page":"65","article-title":"Compiler-directed dynamic frequency and voltage scheduling","author":"hsu","year":"2000","journal-title":"Workshop on Power Aware Computer Systems (PACS2000)"},{"key":"ref6","first-page":"16","article-title":"Alpha processors: A history of power issues and a look to the future","author":"manne","year":"1999","journal-title":"Workshop of Cool Chip in Conjunction with the 32nd In 'l Symp on Microarchitecture"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"SPEC2K Alpha Binaries","year":"0","author":"weaver","key":"ref8"},{"key":"ref7","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381701"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800977"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"}],"event":{"name":"36th International Symposium on Microarchitecture","acronym":"MICRO-03","location":"San Diego, CA, USA"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253180.pdf?arnumber=1253180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:52:27Z","timestamp":1497581547000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253180","relation":{},"subject":[]}}