{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:59:11Z","timestamp":1775667551907,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253181","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"29-40","source":"Crossref","is-referenced-by-count":607,"title":["A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor"],"prefix":"10.1109","author":[{"given":"S.S.","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Weaver","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Emer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K.","family":"Reinhardt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Austin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"ref11","article-title":"Impact of CMOS Scaling and SOI on soft error rates of logic processes","author":"hareland","year":"2001","journal-title":"VLSI Technology Digest of Technical Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934195"},{"key":"ref13","article-title":"Soft Error Sensitivity Characterization for Microprocessor Dependability Enhancement Strategy","author":"kim","year":"2002","journal-title":"Proceedings of the International Conference on Dependable Systems and Networks (DSN)"},{"key":"ref14","article-title":"Intel's McKinley Comes Into View","volume":"15","author":"kevin","year":"2001","journal-title":"Microprocessor Report"},{"key":"ref15","article-title":"Quantitative System Performance","author":"lazowska","year":"1984"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"ref17","article-title":"Single Event Upset at Ground Level","volume":"43","author":"eugene","year":"1996","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"ref18","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref19","article-title":"Exploiting large ineffectual instruction sequences","author":"eric","year":"1999","journal-title":"Technical Report North Carolina State University"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"ref4","first-page":"121_07.1","article-title":"CMOS Soft Errors and Server Design","author":"bossen","year":"2002","journal-title":"IEEE 2002 Reliability Physics Tutorial Notes Reliability Fundamentals"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"ref3","first-page":"121_01.1","article-title":"Soft Errors in Commercial Semiconductor Technology: Overview and Scaling Trends","author":"robert","year":"2002","journal-title":"IEEE 2002 Reliability Physics Tutorial Notes Reliability Fundamentals"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1145\/605397.605419","article-title":"Dynamic Dead-Instruction Detection and Elimination","author":"butts","year":"2002","journal-title":"10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/2.982918","article-title":"Asim: A Performance Model Framework","volume":"35","author":"joel","year":"2002","journal-title":"IEEE Computer"},{"key":"ref7","first-page":"182","article-title":"The Impact of If-Conversion and Branch Prediction on Program Execution on the Intel Itanium Processor","author":"choi","year":"2001","journal-title":"Proc 34th Annu Int Symp Microarchitecture (MICRO)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref9","first-page":"16","article-title":"Performance Characterization of a Hardware Mechanism for Dynamic Optimization","author":"fahs","year":"2001","journal-title":"Proceedings of the Annual International Symposium on Microarchitecture (MICRO"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234286"},{"key":"ref20","article-title":"AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessor","author":"eric","year":"1999","journal-title":"Proceedings of Fault-Tolerant Computing Systems (FTCS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref21","article-title":"Automatically Characterizing Large Scale Program Behavior","author":"timothy","year":"2002","journal-title":"10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1996.507828"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"ref26","article-title":"Data Integrity Concepts, Features, and Technology","author":"alan","year":"0","journal-title":"White Paper Tandem Division Compaq Computer Corporation"},{"key":"ref25","first-page":"18","article-title":"Modeling the Effect of Transient Errors on High Performance Microprocessors","author":"nicholas","year":"2003","journal-title":"Center for Circuits Systems and Software (C2S2) 2nd Annual Review"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","acronym":"MICRO-03"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253181.pdf?arnumber=1253181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:27Z","timestamp":1497595947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253181","relation":{},"subject":[]}}