{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:04:34Z","timestamp":1785182674227,"version":"3.55.0"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253182","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"43-54","source":"Crossref","is-referenced-by-count":35,"title":["TLC: transmission line caches"],"prefix":"10.1109","author":[{"given":"B.M.","family":"Beckmann","sequence":"first","affiliation":[{"name":"University of Wisconsin","place":["Madison, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.A.","family":"Wood","sequence":"additional","affiliation":[{"name":"University of Wisconsin","place":["Madison, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"294","article-title":"Orion: A PowerPerformance Simulator for Interconnection Networks","author":"wang","year":"2002","journal-title":"Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1147\/rd.242.0243"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979506"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1993.920518"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref30","first-page":"40","article-title":"A Design Space Evaluation of Grid Processor Architectures","author":"nagarajan","year":"2001","journal-title":"Proceedings of the 34th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref37","article-title":"POWER4 System Microarchitecture. IBM Server Group Whitepaper","author":"tendler","year":"2001"},{"key":"ref36","year":"0","journal-title":"SPEC benchmarks"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300073"},{"key":"ref34","article-title":"BACPAC - Berkeley Advanced Chip Performance Calculator website","author":"sylvester","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.659489"},{"key":"ref12","author":"djordjevic","year":"1989","journal-title":"Matrix Parameters for Multiconductor Transmission Lines Software and User's Manual"},{"key":"ref13","article-title":"ITRS 1999 Edition. Semiconductor Industry Association","year":"1999"},{"key":"ref14","year":"2002","journal-title":"ITRS 2002 Update Semiconductor Industry Association"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref16","article-title":"The microarchitecture of the Pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"ref19","article-title":"LVDS Provides Higher Bit Rates, Lower Power, and Improved Noise Performance","author":"kempainen","year":"2000"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0045-7825(97)00183-7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.475708"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/IITC.2000.854080","article-title":"Clock Distribution Networks with On-Chip Transmission Lines","author":"minzuno","year":"2000","journal-title":"Proc IEEE 2000 Int Interconnect Technol Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/277851.277897"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2003.1176506"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1998.723072"},{"key":"ref1","article-title":"The Effect of Technology Scaling on Microarchitectural Structures","author":"agarwal","year":"2001","journal-title":"Technical Report TR-00–02 Department of Computer Sciences"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref22","first-page":"491","article-title":"A Novel VLSI Layout Fabric for Deep SubMicron Applications","author":"khatri","year":"1999","journal-title":"Design Automation Conference"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714547"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/4.62149"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref41","author":"weste","year":"1982","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"ref23","author":"kim","year":"2003","journal-title":"Personal communication"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912693"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803951"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253182.pdf?arnumber=1253182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:13:48Z","timestamp":1785179628000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253182","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}